(43) Publication Date: 13/12/2024

(19) INDIA

(22) Date of filing of Application :05/12/2024

(54) Title of the invention: Usage of Active learning techniques in teaching effectively the truth table of OR logic gate

:G09B0007020000, G09B0007000000, G09B0019000000, (51) International classification G06N0003045000, G09B0023180000 (86) International Application No :NA Filing Date NA

(87) International Publication No (61) Patent of Addition to :NA Application Number :NA Filing Date (62) Divisional to Application :NA Number Filing Date

1)Malla Reddy Engineering College
Address of Applicant :Malla Reddy Engineering College Dhulapally post via Kompally Maisammaguda Secunderabad -500100 Secunderabad

2)Dr. B. Prasanna Lakshmi Name of Applicant : NA

Address of Applicant : NA (72)Name of Inventor :

1)Dr. B. Prasanna Lakshmi Address of Applicant : Associate Professor Department of Physics, Malla Reddy Engineering College, Maisammaguda (Post. Via. Kompally), Medchal-Malkajgiri-500100. State: Telangana Email ID:

drprasannalakshmi85@gmail.com Number:6303809002 Secunderabad -

2)Dr.M.C.Rao

Address of Applicant : Professor Department of Physics Andhra Loyola College Vijayawada-520008 Andhra Pradesh Email ID: raomc72@gmail.com Vijayawada

3)Dr.P.Javaprada

Address of Applicant: Assistant Professor Department of Physics, Dhanekula Institute of Engineering and Technology Vijayawada-521139 State: Andhra Pradesh Email ID & Contact Number:

ayapradap16@gmail.com &8688710150 Vijayawada

4)Mr. KesavaVamsi Krishna Vajjala
Address of Applicant: Associate Professor Department of Physics, Malla Reddy Engineering College, Maisammaguda (Post. Via. Kompally),Medchal-Malkajgiri-500100. State:Telangana Email ID: mrecphysics@gmail.com Number:90302 34705 Secunderabad -------

5)Dr. P. R. Sekhar Reddy

Address of Applicant: Research Scientist Semiconductor Laboratory (SEMICON-LAB), SASTRA-MHI Training Center, SASTRA Deemed University, Thanjavur 613401, India; State: Tamil Nadu Email ID: drsekharreddy@sastra.ac.in Number: 9110702242 Thanjavur ---------

6)Dr. K. Poshan Kumar Reddy

Address of Applicant : Assistant Professor School of Electrical and Electronic Engineering, Tiangong 

7)Mr . Komarelli Bal Reddy

Address of Applicant: Assistant Professor Department of Physics, Vignan's Institute of Management and Technology for Women, Kondapur (Vi), Ghatkesar (Mdl), Medchal-Malkajgiri-501301 State: Telangana Email ID: komarelli@vmtw.in Number:9550167375 Ghatakesra

8)Dr. Raju Vaddiraju

Address of Applicant: Assistant Professor Vignan's Institute of Management and Technology for Women, Kondapur (Vi), Ghatkesar (Mdl), Medchal-Malkajgiri-501301 State:Telangana Email ID: raju.vaddiraju@gmail.com Number:9849076927 Ghatakesar

9)P. Sumalatha

Address of Applicant : Assistant Professor Department of Physics, Malla Reddy College of Engineering, Maisammaguda (Post. Via. Kompally), Medchal-Malkajgiri-500100. State: Telangana Email ID: sumalatha.mudam@gmail.com Number:86395 45196 Secunderabad -

10)Mr.AvireniAkhil Sai

Address of Applicant :Assistant Professor Sreenidhi Institute of Science and (SNIST) Technology , Yamnampet (V), Ghatkesar (Mdl), Medchal - Malkajgiri 501301 State: Telangana Email ID: 1997akhilsai@gmail.com Number: 9701556050 Ghatkesar -------

11)Ms. Kesari Divya Prasanna

Address of Applicant :Assistant Professor Department of Physics, Narsimha Reddy Engineering College, Maisammaguda (Post. Via. Kompally),Medchal-Malkajgiri-500100. State: Telangana Email ID:kesari.divyaprasanna@gmail.com Number:89197 82219 Secunderabad ------

No. of Pages: 6 No. of Claims: 1

<sup>3.</sup> Abstract: In digital electronics, logic gates are considered as the most elementary components of a digital circuit or a digital system. It is an electronic circuit that executes logical operations based on the inputs provided to it and produces a logical output that can be either "true" or "false". The operation of logic gates is based on the Boolean mathematics. In order to become proficient in digital electronics understanding logic gates is the basic requirement. Students often get confused to make a distinction between logic gates. Many Researchers are developing various effective teaching approaches like active learning techniques based on common student misconceptions to evaluate the effects of pedagogical changes. We proposed an active learning technique to comprehend logic gates effectively. We noticed that students felt very comfortable in realizing OR gate by this method and gave a very good feedback